View 8521AYI-03_3752171.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 1 g eneral d escription the ics8521i-03 is a low skew, 1-to-9 differential-to- lvhstl fanout buffer . the ics8521i-03 has two selectable clock inputs. redundant clock pairs, clk0, nclk0 and clk1, nclk1 can accept most standard differential input levels. the clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. guaranteed output skew and part-to-part skew characteristics make the ics8521i-03 ideal for today?s most advanced applications, such as ia64 and static rams. f eatures ? 9 lvhstl outputs ? redundant differential clk0, nclk0 and clk1, nclk1 inputs ? clkx, nclkx pairs can accept the following differential input levels: lvpecl, lvds, lvhstl, sstl, hcsl ? maximum output frequency: 500mhz ? output skew: 50ps (maximum) ? part-to-part skew: 250ps (maximum) ? propagation delay: 1.6ns (maximum) ? v oh = 1v (maximum) ? 3.3v core, 1.8v output operating supply voltages ? -40c to 85c ambient operating temperature b lock d iagram p in a ssignment 32 31 30 29 28 27 26 25 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 24 23 22 21 20 19 18 17 v ddo q3 nq3 q4 nq4 q5 nq5 v ddo ics8521i-03 v ddo q6 nq6 q7 nq7 q8 nq8 v ddo v ddo nq2 q2 nq1 q1 nq0 q0 v ddo v dd clk0 nclk0 clk_sel clk1 nclk1 gnd clk_en 32-lead lqfp 7mm x 7mm x 1.4mm package body y package top view clk0 nclk0 clk1 nclk1 q0 nq0 q1 nq1 q2 nq2 q3 nq3 q4 nq4 q5 nq5 q6 nq6 q7 nq7 q8 nq8 d q le clk_en clk_sel 0 1
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 2 t able 1. p in d escriptions t able 2. p in c haracteristics l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u c n i e c n a t i c a p a c t u p n i 4f p r p u l l u p r o t s i s e r p u l l u p t u p n i 1 5k r n w o d l l u p r o t s i s e r n w o d l l u p t u p n i 1 5k r e b m u ne m a ne p y tn o i t p i r c s e d 1v d d r e w o p. n i p y l p p u s e r o c 20 k l ct u p n in w o d l l u p. t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i - n o n 30 k l c nt u p n ip u l l u p. t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i 4l e s _ k l ct u p n in w o d l l u p . s t u p n i 1 k l c n , 1 k l c s t c e l e s , h g i h n e h w . t u p n i t c e l e s k c o l c s t c e l e s , w o l n e h w. 0 k l c n , 0 k l c . s l e v e l e c a f r e t n i s o m c v l / l t t v l 51 k l ct u p n in w o d l l u p. t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i - n o n 61 k l c nt u p n ip u l l u p. t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i 7d n gr e w o p. d n u o r g y l p p u s r e w o p 8n e _ k l ct u p n ip u l l u p w o l l o f s t u p t u o k c o l c , h g i h n e h w . e l b a n e k c o l c g n i z i n o r h c n y s s t u p t u o q n , w o l d e c r o f e r a s t u p t u o q , w o l n e h w . t u p n i k c o l c / s o m c v l . h g i h d e c r o f e r al t t v l. s l e v e l e c a f r e t n i , 7 1 , 6 1 , 9 2 3 , 5 2 , 4 2 v o d d r e w o p. s n i p y l p p u s t u p t u o 1 1 , 0 18 q , 8 q nt u p t u o. l e v e l e c a f r e t n i l t s h v l . r i a p t u p t u o l a i t n e r e f f i d 3 1 , 2 17 q , 7 q nt u p t u o. l e v e l e c a f r e t n i l t s h v l . r i a p t u p t u o l a i t n e r e f f i d 5 1 , 4 16 q , 6 q nt u p t u o. l e v e l e c a f r e t n i l t s h v l . r i a p t u p t u o l a i t n e r e f f i d 9 1 , 8 15 q , 5 q nt u p t u o. l e v e l e c a f r e t n i l t s h v l . r i a p t u p t u o l a i t n e r e f f i d 1 2 , 0 24 q , 4 q nt u p t u o. l e v e l e c a f r e t n i l t s h v l . r i a p t u p t u o l a i t n e r e f f i d 3 2 , 2 23 q , 3 q nt u p t u o. l e v e l e c a f r e t n i l t s h v l . r i a p t u p t u o l a i t n e r e f f i d 7 2 , 6 22 q , 2 q nt u p t u o. l e v e l e c a f r e t n i l t s h v l . r i a p t u p t u o l a i t n e r e f f i d 9 2 , 8 21 q , 1 q nt u p t u o. l e v e l e c a f r e t n i l t s h v l . r i a p t u p t u o l a i t n e r e f f i d 1 3 , 0 30 q , 0 q nt u p t u o. l e v e l e c a f r e t n i l t s h v l . r i a p t u p t u o l a i t n e r e f f i d : e t o n p u l l u p d n a n w o d l l u p . s e u l a v l a c i p y t r o f , s c i t s i r e t c a r a h c n i p , 2 e l b a t e e s . s r o t s i s e r t u p n i l a n r e t n i o t r e f e r
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 3 t able 3a. c ontrol i nput f unction t able t able 3b. c lock i nput f unction t able s t u p n is t u p t u o e d o m t u p t u o o t t u p n iy t i r a l o p 1 k l c r o 0 k l c1 k l c n r o 0 k l c n8 q : 0 q8 q n : 0 q n 01w o lh g i hl a i t n e r e f f i d o t l a i t n e r e f f i dg n i t r e v n i n o n 10 h g i hw o ll a i t n e r e f f i d o t l a i t n e r e f f i dg n i t r e v n i n o n 01 e t o n ; d e s a i bw o lh g i hl a i t n e r e f f i d o t d e d n e e l g n i sg n i t r e v n i n o n 11 e t o n ; d e s a i bh g i hw o ll a i t n e r e f f i d o t d e d n e e l g n i sg n i t r e v n i n o n 1 e t o n ; d e s a i b0h g i hw o ll a i t n e r e f f i d o t d e d n e e l g n i sg n i t r e v n i 1 e t o n ; d e s a i b1w o lh g i hl a i t n e r e f f i d o t d e d n e e l g n i sg n i t r e v n i . " s l e v e l d e d n e e l g n i s t p e c c a o t t u p n i l a i t n e r e f f i d e h t g n i r i w " n o i t a m r o f n i n o i t a c i l p p a e h t o t r e f e r e s a e l p : 1 e t o n s t u p n is t u p t u o n e _ k l cl e s _ k l cd e c r u o s d e t c e l e s8 q : 0 q8 q n : 0 q n 00 0 k l c n , 0 k l cw o l ; d e l b a s i dh g i h ; d e l b a s i d 01 1 k l c n , 1 k l cw o l ; d e l b a s i dh g i h ; d e l b a s i d 10 0 k l c n , 0 k l cd e l b a n ed e l b a n e 11 1 k l c n , 1 k l cd e l b a n ed e l b a n e e g d e k c o l c t u p n i g n i l l a f d n a g n i s i r a g n i w o l l o f d e l b a n e r o d e l b a s i d e r a s t u p t u o k c o l c e h t , s e h c t i w s n e _ k l c r e t f a n i n w o h s s a 1 e r u g i f . d e b i r c s e d s a s t u p n i x k l c n , x k l c e h t f o n o i t c n u f a e r a s t u p t u o e h t f o e t a t s e h t , e d o m e v i t c a e h t n i n i . b 3 e l b a t f igure 1. clk_en t iming d iagram enabled disabled nclk0, clk1 clk0, clk1 clk_en nq0:nq8 q0:q8
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 4 t able 4a. p ower s upply dc c haracteristics , v dd = 3.3v5%, v ddo = 1.8v0.2v, t a = -40c to 85c t able 4b. lvcmos/lvttl dc c haracteristics , v dd = 3.3v5%, v ddo = 1.8v0.2v, t a = -40c to 85c t able 4c. d ifferential dc c haracteristics , v dd = 3.3v5%, v ddo = 1.8v0.2v, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u v d d e g a t l o v y l p p u s e r o c 5 3 1 . 33 . 35 6 4 . 3v v o d d e g a t l o v y l p p u s t u p t u o 6 . 18 . 10 . 2v i d d t n e r r u c y l p p u s r e w o p 5 9a m l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u v h i e g a t l o v h g i h t u p n i 2v d d 3 . 0 +v v l i e g a t l o v w o l t u p n i 3 . 0 -8 . 0v i h i t n e r r u c h g i h t u p n i n e _ k l cv n i v = d d v 5 6 4 . 3 =5a l e s _ k l cv n i v = d d v 5 6 4 . 3 =0 5 1a i l i t n e r r u c w o l t u p n i n e _ k l cv n i v , v 0 = d d v 5 6 4 . 3 =0 5 1 -a l e s _ k l cv n i v , v 0 = d d v 5 6 4 . 3 =5 -a l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u i h i t n e r r u c h g i h t u p n i x k l cv n i v = d d v 5 6 4 . 3 =0 5 1a x k l c nv n i v = d d v 5 6 4 . 3 =5a i l i t n e r r u c w o l t u p n i x k l cv n i v , v 0 = d d v 5 6 4 . 3 =5 -a x k l c nv n i v , v 0 = d d v 5 6 4 . 3 =0 5 1 -a v p p e g a t l o v t u p n i k a e p - o t - k a e p5 1 . 03 . 1v v r m c ; e g a t l o v t u p n i e d o m n o m m o c 2 , 1 e t o n 5 . 0v d d 5 8 . 0 -v v s i x k l c n d n a x k l c r o f e g a t l o v t u p n i m u m i x a m e h t , s n o i t a c i l p p a d e d n e e l g n i s r o f : 1 e t o n d d . v 3 . 0 + v s a d e n i f e d s i e g a t l o v e d o m n o m m o c : 2 e t o n h i . a bsolute m aximum r atings supply voltage, v dd 4.6v inputs, v i -0.5v to v dd + 0.5 v outputs, v o -0.5v to v ddo + 0.5v package thermal impedance, ja 47.9c/w (0 lfpm) storage temperature, t stg -65c to 150c note: stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. these ratings are stress specifications only. functional operation of product at these conditions or any conditions be- yond those listed in the dc characteristics or ac character- istics is not implied. exposure to absolute maximum rating conditions for extended periods may affect product reliability.
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 5 t able 4d. lvhstl dc c haracteristics , v dd = 3.3v5%, v ddo = 1.8v0.2v, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u v h o 1 e t o n ; e g a t l o v h g i h t u p t u o 7 . 00 . 1v v l o 1 e t o n ; e g a t l o v w o l t u p t u o 04 . 0v v g n i w s g n i w s e g a t l o v t u p t u o k a e p - o t - k a e p 4 . 00 . 1v 0 5 h t i w d e t a n i m r e t s t u p t u o : 1 e t o n . d n u o r g o t t able 5. ac c haracteristics , v dd = 3.3v5%, v ddo = 1.8v0.2v, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u f x a m y c n e u q e r f t u p t u o 0 0 5z h m t d p 1 e t o n ; y a l e d n o i t a g a p o r p 0 . 16 . 1s n t ) o ( k s4 , 2 e t o n ; w e k s t u p t u o 0 5s p t ) p p ( k s4 , 3 e t o n ; w e k s t r a p - o t - t r a p 0 5 2s p t r t / f e m i t l l a f / e s i r t u p t u o 0 0 20 0 7s p c d oe l c y c y t u d t u p t u o ? z h m 6 6 28 42 5% ? < z h m 6 6 2 z h m 0 0 55 45 5% . t n i o p g n i s s o r c t u p t u o l a i t n e r e f f i d e h t o t t n i o p g n i s s o r c t u p n i l a i t n e r e f f i d e h t m o r f d e r u s a e m : 1 e t o n . s n o i t i d n o c d a o l l a u q e h t i w d n a e g a t l o v y l p p u s e m a s e h t t a s t u p t u o n e e w t e b w e k s s a d e n i f e d : 2 e t o n . s t n i o p s s o r c l a i t n e r e f f i d t u p t u o e h t t a d e r u s a e m s e g a t l o v y l p p u s e m a s e h t t a g n i t a r e p o s e c i v e d t n e r e f f i d n o s t u p t u o n e e w t e b w e k s s a d e n i f e d : 3 e t o n d e r u s a e m e r a s t u p t u o e h t , e c i v e d h c a e n o s t u p n i f o e p y t e m a s e h t g n i s u . s n o i t i d n o c d a o l l a u q e h t i w d n a . s t n i o p s s o r c l a i t n e r e f f i d e h t t a . 5 6 d r a d n a t s c e d e j h t i w e c n a d r o c c a n i d e n i f e d s i r e t e m a r a p s i h t : 4 e t o n
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 6 p arameter m easurement i nformation p art - to -p art s kew p ropagation d elay o utput r ise /f all t ime clock outputs 20% 80% 80% 20% t r t f v swing t sk(o) nqx qx nqy qy d ifferential i nput l evel o utput s kew 3.3v c ore /1.8v o utput l oad ac t est c ircuit scope lvhstl qx nqx v cmr cross points v pp gnd clk0, clk1 nclk0, nclk1 v dd t sk(pp) nqx qx nqy qy part 1 part 2 nclk0, nclk1 clk0, clk1 nq0:nq8 q0:q8 t pd v dd gnd = 0v 3.3v 5% v ddo 1.8v 0.2v odc & t p eriod pulse width t period t pw t period odc = nq0:nq8 q0:q8
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 7 a pplication i nformation figure 2 shows how the differential input can be wired to accept single ended levels. the reference voltage v_ref = v dd /2 is generated by the bias resistors r1, r2 and c1. this bias circuit should be located as close as possible to the input pin. the ratio f igure 2. s ingle e nded s ignal d riving d ifferential i nput w iring the d ifferential i nput to a ccept s ingle e nded l evels of r1 and r2 might need to be adjusted to position the v_ref in the center of the input voltage swing. for example, if the input clock swing is only 2.5v and v dd = 3.3v, v_ref should be 1.25v and r2/r1 = 0.609. v_ref r1 1k c1 0.1u r2 1k single ended clock input clkx nclkx vdd
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 8 c1 0.1u r11 1k c3 0.1u zo = 50 ohm vdd=3.3v r2 50 vddo=1.8v r8 50 vddo=1.8v r7 50 zo = 50 vddo=1.8v c5 0.1u r10 50 zo = 50 + - c6 0.1u vdd=3.3v zo = 50 r1 50 zo = 50 r9 50 + - c4 0.1u c7 0.1u zo = 50 ohm u1 ics8521i-03 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 32 31 30 29 28 27 26 25 vdd clk0 nclk0 clk_sel cl:k1 nclk1 gnd clk_en vddo nq8 q8 nq7 q7 nq6 q6 vddo vddo nq5 q5 nq4 q4 nq3 q3 vddo vddo q0 nq0 q1 nq1 q2 nq2 vddo c2 0.1u 1.8v vddo=1.8v lvhstl driv er r12 1k f igure 3a. ics8521i-03 s chematic e xample s chematic e xample this application note provides general design guide using ics8521i-03 lvhstl buffer. figure 3a shows a schematic ex- ample of the ics8521i-03 lvhstl clock buffer. in this example, the input is driven by an lvhstl driver. clk_en is set at logic low to select clk0/nclk0 input.
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 9 c1 0.1u r11 1k c3 0.1u zo = 50 ohm vdd=3.3v r2 50 vddo=1.8v r8 50 vddo=1.8v r7 50 zo = 50 vddo=1.8v c5 0.1u r10 50 zo = 50 + - c6 0.1u vdd=3.3v zo = 50 r1 50 zo = 50 r9 50 + - c4 0.1u c7 0.1u zo = 50 ohm u1 ics8521i-03 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 32 31 30 29 28 27 26 25 vdd clk0 nclk0 clk_sel cl:k1 nclk1 gnd clk_en vddo nq8 q8 nq7 q7 nq6 q6 vddo vddo nq5 q5 nq4 q4 nq3 q3 vddo vddo q0 nq0 q1 nq1 q2 nq2 vddo c2 0.1u 1.8v vddo=1.8v lvhstl driv er r12 1k f igure 3b. r ecommended l ayout of b ypass c apacitor p lacement p ower , g round and b ypass c apacitor this section provides a layout guide related to power, ground and placement of bypass capacitors for a high-speed digital ic. this layout guide is a general recommendation. the actual board design will depend on the component types being used, the board density and cost constraints. this description assumes that the board has clean power and ground planes. the goal is to mini- mize the esr between the clean power/ground plane and the ic power/ground pin. a low esr bypass capacitor should be used on each power pin. the value of bypass capacitors ranges from 0.01uf to 0.1uf. the bypass capacitors should be located as close to the power pin as possible. it is preferable to locate the bypass capacitor on the same side as the ic. figure 3b shows suggested capacitor placement. placing the bypass ca- pacitor on the same side as the ic allows the capacitor to have direct contact with the ic power pin. this can avoid any vias between the bypass capacitor and the ic power pins. the vias should be placed at the power/ground pads. there should be a minimum of one via per pin. increasing the number of vias from the power/ground pads to power/ground planes can im- prove the conductivity
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 10 d ifferential c lock i nput i nterface the clk /nclk accepts lvds, lvpecl, lvhstl, sstl, hcsl and other differential signals. both v swing and v oh must meet the v pp and v cmr input requirements. figures 4a to 4e show interface examples for the clk/nclk input driven by the most common driver types. the input interfaces suggested here are examples only. please consult with the vendor of the driver component to confirm the driver termination requirements. for example in figure 4a, the input termination applies for lvhstl drivers. if you are using an lvhstl driver from another vendor, use their termination recommendation. f igure 4c. clk/ n clk i nput d riven by 3.3v lvpecl d river f igure 4b. clk/ n clk i nput d riven by 3.3v lvpecl d river 3.3v r1 50 r3 50 zo = 50 ohm lvpecl zo = 50 ohm hiperclocks clk nclk 3.3v input r2 50 zo = 50 ohm input hiperclocks clk nclk 3.3v r3 125 r2 84 zo = 50 ohm 3.3v r4 125 lvpecl r1 84 3.3v f igure 4a. clk/ n clk i nput d riven by lvhstl d river 1.8v r2 50 input lvhstl driver ics hiperclocks r1 50 lvhstl 3.3v zo = 50 ohm zo = 50 ohm hiperclocks clk nclk f igure 4d. clk/ n clk i nput d riven by 3.3v lvds d river f igure 4e. clk/ n clk i nput d riven by 3.3v lvpecl d river with ac c ouple zo = 50 ohm r3 125 hiperclocks clk nclk 3.3v r5 100 - 200 3.3v r2 84 3.3v r6 100 - 200 input r5,r6 locate near the driver pin. zo = 50 ohm r1 84 r4 125 c2 lvpecl c1 zo = 50 ohm r1 100 3.3v lvds_driv er zo = 50 ohm receiv er clk nclk 3.3v
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 11 p ower c onsiderations this section provides information on power dissipation and junction temperature for the ics8521i-03. equations and example calculations are also provided. 1. power dissipation. the total power dissipation for the ics8521i-03 is the sum of the core power plus the power dissipated in the load(s). the following is the power dissipation for v dd = 3.3v + 5% = 3.465v, which gives worst case results. note: please refer to section 3 for details on calculating power dissipated in the load. ? power (core) max = v dd_max * i dd_max = 3.465v * 95ma = 329.2mw ? power (outputs) max = 32.8mw/loaded output pair if all outputs are loaded, the total power is 9 * 32.8mw = 295.2mw total power _max (3.465v, with all outputs switching) = 329.2mw + 295.2mw = 624.4mw 2. junction temperature. junction temperature, tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. the maximum recommended junction temperature for the devices is 125c. the equation for tj is as follows: tj = ja * pd_total + t a tj = junction temperature ja = junction-to-ambient thermal resistance pd_total = total device power dissipation (example calculation is in section 1 above) t a = ambient temperature in order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance ja must be used. assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1c/w per table 6 below. therefore, tj for an ambient temperature of 85c with all outputs switching is: 85c + 0.624w * 42.1c/w = 111.3c. this is well below the limit of 125c. this calculation is only an example. tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow , and the type of board (single layer or multi-layer). ja by velocity (linear feet per minute) 0 200 500 single-layer pcb, jedec standard test boards 67.8c/w 55.9c/w 50.1c/w multi-layer pcb, jedec standard test boards 47.9c/w 42.1c/w 39.4c/w note: most modern pcb designs use multi-layered boards. the data in the second row pertains to most designs. t able 6. t hermal r esistance ja for 32-p in lqfp, f orced c onvection
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 12 3. calculations and equations. the purpose of this section is to derive the power dissipated into the load. lvhstl output driver circuit and termination are shown in figure 5. t o calculate worst case power dissipation into the load, use the following equations which assume a 50 load. pd_h is power dissipation when the output drives high. pd_l is the power dissipation when the output drives low. pd_h = (v oh_max /r l ) * (v ddo_max - v oh_max ) pd_l = (v ol_max /r l ) * (v ddo_max - v ol_max ) pd_h = (1.0v/50 ) * (2v - 1.0v) = 20mw pd_l = (0.4v/50 ) * (2v - 0.4v) = 12.8mw total power dissipation per output pair = pd_h + pd_l = 32.8mw f igure 5. lvhstl d river c ircuit and t ermination v ddo v out rl 50 q1
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 13 t ransistor c ount the transistor count for ics8521i-03 is: 944 t able 7. ja vs . a ir f low t able ja by velocity (linear feet per minute) 0 200 500 single-layer pcb, jedec standard test boards 67.8c/w 55.9c/w 50.1c/w multi-layer pcb, jedec standard test boards 47.9c/w 42.1c/w 39.4c/w note: most modern pcb designs use multi-layered boards. the data in the second row pertains to most designs. r eliability i nformation
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 14 p ackage o utline - y s uffix t able 8. p ackage d imensions n o i t a i r a v c e d e j s r e t e m i l l i m n i s n o i s n e m i d l l a l o b m y s a b b m u m i n i ml a n i m o nm u m i x a m n 2 3 a - -- -0 6 . 1 1 a 5 0 . 0- -5 1 . 0 2 a 5 3 . 10 4 . 15 4 . 1 b 0 3 . 07 3 . 05 4 . 0 c 9 0 . 0- -0 2 . 0 d c i s a b 0 0 . 9 1 d c i s a b 0 0 . 7 2 d . f e r 0 6 . 5 e c i s a b 0 0 . 9 1 e c i s a b 0 0 . 7 2 e . f e r 0 6 . 5 e c i s a b 0 8 . 0 l 5 4 . 00 6 . 05 7 . 0 0 - - 7 c c c - -- -0 1 . 0 reference document: jedec publication 95, ms-026
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 15 t able 9. o rdering i nformation while the information presented herein has been checked for both accuracy and reliability, integrated device technology, inc. ( idt) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. no other circuits, patents, or licenses are i mplied. this product is intended for use in normal commercial and industrial applications. any other applications such as those requiring high reliability, or other extraordinary environmental requirement s are not recommended without additional processing by idt. idt reserves the right to change any circuitry or specifications without notice. idt does not authorize or warrant any idt product for use i n life support devices or critical medical instruments. r e b m u n r e d r o / t r a pg n i k r a me g a k c a pg n i g a k c a p g n i p p i h se r u t a r e p m e t 3 0 - i y a 1 2 5 83 0 - i y a 1 2 5 8 s c ip f q l d a e l 2 3y a r tc 5 8 o t c 0 4 - t 3 0 - i y a 1 2 5 83 0 - i y a 1 2 5 8 s c il e e r d n a e p a t n o p f q l d a e l 2 30 0 0 1c 5 8 o t c 0 4 -
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 16 t e e h s y r o t s i h n o i s i v e r v e re l b a te g a pe g n a h c f o n o i t p i r c s e de t a d b9 t5 1 7 1 . s c i m o r f t d i h t i w r e t o o f / r e d a e h s ' t e e h s a t a d d e t a d p u . n m u l o c r e b m u n r e d r o / t r a p m o r f x i f e r p s c i d e v o m e r . e g a p t c a t n o c d e d d a 0 1 / 6 2 / 7
ics8521i-03 l ow s kew , 1- to -9 d ifferential - to -lvhstl f anout b uffer 8521AYI-03 www.idt.com rev. b july 26, 2010 17 we?ve got your timing solution. sales 800-345-7015 (inside usa) +408-284-8200 (outside usa) fax: 408-284-2775 tech support netcom@idt.com 6024 silver creek valley road san jose, ca 95138 ? 2010 integrated device technology, inc. all rights reserved. product specifications subject to change without notice. idt, th e idt logo, ics and hiperclocks are trademarks of integrated device technology, inc. accelerated thinking is a service mark of integrated device technology, inc. all other brands, product names and marks are or m ay be trademarks or registered trademarks used to identify products or services of their respective owners. printed in usa

▲Up To Search▲

Price & Availability of 8521AYI-03

	To Download 8521AYI-03 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .